Saturday, 5 July 2014

Design and Implementation of Reconfigurable Microstrip Antenna

Vol. 3 No. 1

Year: 2014

Issue: Nov-Jan

Title : Design and Implementation of Reconfigurable Microstrip Antenna

Author Name : M.Alwin, P.Jothilakshmi

Synopsis :

A simple new design of Microstrip Patch Antenna has been designed to tune a set of different discrete frequencies. The frequency variation is achieved by changing the electrically actuated RF switches. The antenna’s operative condition is controlled between different states by biasing. The simulation of the designed antenna is done using Advanced design system and its observed parameters are documented in this paper.



For more details:

Analysis and Design of Hysteresis Comparator

Vol. 3 No. 1

Year: 2014

Issue: Nov-Jan

Title : Analysis and Design of Hysteresis Comparator

Author Name : M.Bharanidharan, Shenbagapariya M, Santhiyakumari N

Synopsis :

The main building block of any portable electronic equipment is the Analog-to-Digital Converter. The increased demand of the portable electronic equipments has forced the circuit designers to use lower supply voltages. However, the performance of analog circuits is degraded at low supply voltage due to large power dissipation and higher noise occurrence. This makes the design of voltage analogue circuits more challenging. As comparator is the basic device of analog to digital converters, this paper aims to analyze the comparator design with hysteresis. This proposed technique reduces the power dissipation and noise. The results were compared with the double tail comparator, which operates with supply voltage of 0.6v.



For more details:

Vehicle Speed Violation Control and Tracking using GSM

Vol. 3 No. 1

Year: 2014

Issue: Nov-Jan

Title : Vehicle Speed Violation Control and Tracking using GSM

Author Name : M.Pratheba, G.Sekhar , K.Sivaprakash

Synopsis :

Violation of traffic rules is a major problem in the current scenario. This paper mainly deals with the control of rules and regulations in the traffic. The recently developed technologies help us to solve the problem easily and wisely. In this paper, the speed of the rider is monitored. If any violation of rules in speed or rash driving is found, a fine is provided to the rider immediately through a message.



For more details:

Identification of the Flood Attackers and effective delivery of Packets in Disruption Tolerant Networks

Vol. 3 No. 1

Year: 2014

Issue: Nov-Jan

Title : Identification of the Flood Attackers and effective delivery of Packets in Disruption Tolerant Networks

Author Name : P.S.Nandhini, P.Suresh

Synopsis :

Disruption Tolerant Network (DTN) is a networking architecture that is designed to provide communications in the most unstable and stressed environment. DTN is normally be subjected to frequent disruptions. Due to restriction in network resources such as contact opportunity and buffer space, DTNs are exposed to flood attacks. Flooding is a denial of service attack that is designed to bring a network or service down by flooding it with large amount of traffic. In this paper, limiting the rate is used to be defined against flood attacks in DTNs, so that each node limits the number of packets that can be generated in each time interval and the number of replica that can be generated for each packet. It is a distributed scheme to detect the violation of rate limits. The detection scheme uses claim-carry-and-check mechanism. The structure of the claim adopts the pigeonhole principle to detect the attacker. The detection of the attacker and the efficiency of the proposed scheme are determined using the event driven simulations.



For more details:

Prioritized PWDEDF Scheduling Algorithm for QoS Enhancement using Network Processor

Vol. 3 No. 1

Year: 2014

Issue: Nov-Jan

Title : Prioritized PWDEDF Scheduling Algorithm for QoS Enhancement using Network Processor

Author Name : Anna sudha

Synopsis :

The main objective of this paper is to implement the Prioritized Weighted Deficit Earliest Departure First (PWDEDF) scheduling algorithm in a Network Processor (NP) based on router to enhance the multimedia applications. The performance is measured using Network Processor Simulator. The effectiveness of PWDEDF algorithm has been verified by simulations using Intel IXP 2400 NP. Network Processors are emerging as a very promising platform due to their capability of combining the flexibility of General-purpose processors with the high performance of hardware-based solutions. The results shows that, PWDEDF achieves reduction in jitter compared to EDF for different traffic type. Also PWDEDF has 97% less delay compared to EDF (Earliest Deadline First) scheduling algorithm for real time flows.


For more details:

Monday, 12 May 2014

Improving Energy Efficiency in Wireless Sensor Networks using Duty-Cycling Scheme

Vol.2  No.4

Year: 2013

Issue: Aug-Oct

Title : Improving Energy Efficiency in Wireless Sensor Networks using Duty-Cycling Scheme

Author Name : V.Shanthini, K.R.Prasanna Kumar

Synopsis :

In Wireless sensor networks, the node has limited battery power and it is not possible to recharge or to replace the batteries, therefore power consumption should be minimized so that overall network lifetime will be increased using Asynchronous Duty-cycling scheme. The proposed work is to employ a Efficient Multihop Broadcast Protocol for Asynchronous Duty-cycle (EMBA) which adopts forwarder's guidance and overhears the broadcast message and acknowledge it combined with Greedy Perimeter Stateless Routing (GPSR). A node can broadcast the messages with the guidance to neighbor nodes. With the guidance of the node, the broadcast message is forwarded to neighbor nodes using unicast transmission, and this will reduce redundant transmission and collision. Number of transmissions is reduced by overhearing of broadcast message and acknowledgement and it also minimize the active time of the node. EMBA with GPSR improves the energy efficiency in terms of both duty cycle and energy consumption.


For more details:

Video Compression Standards for High Definition Video: A Comparative Study of High Efficiency Video Coding and H.264/MPEG-4 AVC

Vol.2  No.4

Year: 2013

Issue: Aug-Oct

Title : Video Compression Standards for High Definition Video: A Comparative Study of High Efficiency Video Coding and H.264/MPEG-4 AVC

Author Name : Geethu Raj, M.Kannan

Synopsis :

An increasing number of services and growing popularity of high definition videos are creating much more need for higher coding efficiency. The analysis of design and performance metrics like peak signal-to-noise ratio and subjective quality test evaluate those HEVC encoders can achieve approximately 50% bit rate reduction than H.264/MPEG-4 AVC. The HEVC design is shown to be especially effective for low bit rates, high–resolution video content and low-delay communication applications. This paper also provides an overview and summarizes emerging studies on the coding features of H.262/MPEG-2 video, H.263, MPEG-4 visual.


For more details:

Enhancing the Lifetime of Wireless Sensor Network using Cluster Based Approach

Vol.2  No.4

Year: 2013

Issue: Aug-Oct

Title : Enhancing the Lifetime of Wireless Sensor Network using Cluster Based Approach

Author Name : Punitha N., Anandamurugan S

Synopsis :

The utilization of Wireless Sensor Networks (WSNs) to a full extend is limited by the limited energy constraints of the individual sensor nodes. Large part of the research in WSNs focuses on the development of energy efficient routing protocols. Energy usage is the determining factor in the performance of WSNs. Both the methods of data routing and transferring to the base station are very important because the sensor nodes run on battery power and the energy availability for each sensor node is limited. To maximize the lifetime of the sensor node, it is better to share the energy dissipated throughout the sensor network in order to reduce maintenance and enhance the overall system performance. The proposed Cluster based approach is combined with Ladder Diffusion (LD) and Ant Colony Optimization (ACO) to reduce the power consumption and to solve the transmission routing problems in wireless sensor networks. The LD algorithm is employed to route paths for data relay and transmission in wireless sensor networks and it reduces power consumption and processing time to build the routing table. Moreover, to ensure the safety and reliability of data transmission, LD-ACO algorithm provides backup routes to avoid wasted power and processing time, when rebuilding the routing table in case part of sensor nodes are missing.


For more details:

Analysis on Modified Booth 2n -1 Multipliers

Vol.2  No.4

Year: 2013

Issue: Aug-Oct

Title : Analysis on Modified Booth 2n -1 Multipliers

Author Name : Shalini, Sampath. P

Synopsis :

2 -1 is one of the commonly used moduli in Residue Number Systems. In this paper the power analysis on Radix-4 8-bit modified booth multiplier is made considering different parallel prefix adder structures. The technology used for the design of multiplier is 0.35μm CMOS technology. The parallel prefix adder structures that are included for the analysis are Kogge Stone adder, Brent Kung adder, Ladner Fischer adder etc. The analysis is made based on the power consumption made by the circuit and the total number of components (in terms of basic gates includes AND, OR and NOT) used for the design. It is found that multiplier structure with Ladner Fischer adder turn out to provide a better design with reduced power and basic gates required compared to other multiplier designs.


For more details:







Performance Analysis of Passive Time Reversal in AWGN Channel and Underwater Acoustic Channel

Vol.2  No.4

Year: 2013

Issue: Aug-Oct

Title : Performance Analysis of Passive Time Reversal in AWGN Channel and Underwater Acoustic Channel

Author Name : krishnamoorthy raghavan, C.D Suriyakala

Synopsis :

The acoustic channel differs from radio channels in many aspects. Two fundamental mechanisms of multipath formations are reflection of the boundaries and ray bending. So the acoustic channels may have extremely long multipath spreads. In addition, the acoustic signals are subjected to temporal and spatial varying multipath channel, which may result in severe Inter Symbol Interference (ISI) for Underwater Acoustic Communication (UAC). These characteristics restrict the range and bandwidth for reliable communications and lead a low data transfer rate. In order to mitigate the ISI, Time Reversal Technique is introduced. The Bit Error Rate (BER) is calculated for UAC and AWGN for different modulation technique.


For more details: